Company	Title	Experience	Annual Salary	School	Skills
AMD Hyderabad	Senior Silicon Design Engineer	6.6yrs		Veer Surendra Sai University Of Technology ( Formerly UCE ) Mother's Public School	Axi Microarchitecture Power Management Functional Verification Formal Verification Project Management (Show More) Systemverilog Universal Verification Methodology (Uvm) Application-specific Integrated Circuits (Asic) Research Digital Electronics Electronics Engineering Linux C C++ Management Microsoft Word Leadership Electronics And Telecommunications
Microchip Technology Inc. Chennai	Verification Engineer	2.2yrs	Base: ₹11.8lakhs Stocks: - Bonus: - CTC:₹11.8lakhs	Model Engineering College Govt. Boys Higher Secondary School	Universal Verification Methodology (Uvm) Systemverilog Verilog Assertion Based Verification Problem Solving Digital Electronics (Show More) Formal Verification Functional Verification Linux Perl C C++ System On A Chip (Soc) Very-large-scale Integration (Vlsi) Application-specific Integrated Circuits (Asic) Microsoft Office Communication Engineering
NXP Semiconductors Noida	Senior Design Engineer	4.2yrs		Indian Institute of Technology Sardar Patel Vidyalaya	Risc-v Arm Architecture Systemverilog Amba Microarc Lint (Show More) Cache Coherency Spyglass Performance Analysis Coverage Analysis Digital Designs Communication Design Engineering Computer-aided Design (Cad) Electrical Engineering C++ Machine Learning Computer Architecture Android Development Python C Computer Vision System Verilog Matlab Java Verilog Algorithms Computer Science Artificial Intelligence (Ai) Rtl Design Perl Shell Scripting Perl Automation Object Oriented Perl Amba Ahb Csh Synopsys Tools
Google Bengaluru	Design Verification Engineer	8yrs	Base: ₹27.2lakhs Stocks: ₹9.7lakhs (Today) (17.5%) ₹11.4L Bonus: - CTC:₹36.9lakhs (Today) (4.6%) ₹38.6L	Birla Institute of Technology	System On A Chip (Soc) Systemverilog Universal Verification Methodology (Uvm) Very-large-scale Integration (Vlsi) Engineering C (Show More) Microsoft Excel Oop Verilog Electronics C++ Linux Rtl Design
Cadence Design Systems Noida	Verification IP R - D Engineer	3.4yrs	Base: ₹19.2lakhs Stocks: ₹2.5lakhs Bonus: ₹1.3lakhs CTC:₹23.0lakhs	Birla Institute of Technology	Python Scripting Universal Verification Methodology (Uvm) Systemverilog Digital Electronics Circuit Design Microprocessor 8085 (Show More)
Texas Instruments Bengaluru	Digital Design Engineer	4.1yrs	Base: ₹28.5lakhs Stocks: - Bonus: ₹4.4lakhs CTC:₹32.9lakhs	Government College of Technology Kongu Polytechnic College	Power Analysis Area Optimization Voltus Microarchitecture Tcsh Universal Verification Methodology (Uvm) (Show More) Test Planning Assertion Based Verification Field-programmable Gate Arrays (Fpga) Simvision Tempus Cadence Virtuoso Physical Design Innovus Genus Conformal Jasper Gold Python Xcelium Vim Bash Digital Circuit Design Rtl Design Conformal Lec Computer Hardware Troubleshooting Verilog Hdl Perl Git Linux Centos Windows Computer Hardware C Microsoft Word Microsoft Excel Microsoft Powerpoint Systemverilog Upf Tcl Modelsim Circuit Analysis Computer Hardware Assembly Computer Hardware Installation Rtl Coding Logic Synthesis Cdc Lint Static Timing Analysis Low-power Design Application-specific Integrated Circuits (Asic) Computer Architecture System On A Chip (Soc) Finite State Machines Rtl-to-gdsii Flow Formal Verification
Intel Corporation Bengaluru	SoC Architect Male	8yrs		The University of Texas at Austin Delhi Technological University (Formerly DCE)	X86 System On A Chip (Soc) Interconnect Manageability System Architecture Ucie (Show More) Pcie Hardware Design Cache Coherency Operating Systems Python Machine Learning Axi Amba Ahb Apb Logic Synthesis Physical Design Dft Rtl Design Cdc Verilog Systemverilog Rdc Lint Arm Cortex-m Arm Architecture Functional Safety Iso 26262 Advanced Driver-assistance Systems (Adas) Requirements Traceability Microarchitecture Vlsi Cmos Vhdl Static Timing Analysis Embedded Systems C Robotics Matlab Image Processing Html 5 Css3 Javascript Html C++
Mentor Graphics Bengaluru	Lead Engineer	18.6yrs		Indian Institute of Technology Devi Ahilya Vishwavidyalaya	TCL EDA Debugging FPGA RTL design VHDL (Show More) VLSI Verilog ASIC SystemVerilog Xilinx calibre MPC
Texas Instruments Bengaluru	Digital Design Engineer (26)	3.8yrs	Base: ₹28.5lakhs Stocks: - Bonus: ₹4.4lakhs CTC:₹32.9lakhs	Government College of Technology Kongu Polytechnic College	Area Optimization Voltus Microarchitecture Tcsh Universal Verification Methodology (Uvm) Test Planning (Show More) Assertion Based Verification Field-programmable Gate Arrays (Fpga) Simvision Tempus Cadence Virtuoso Physical Design Innovus Genus Conformal Jasper Gold Python Xcelium Vim Bash Digital Circuit Design Rtl Design Conformal Lec Computer Hardware Troubleshooting Verilog Hdl Perl Git Linux Centos Windows Computer Hardware C Microsoft Word Microsoft Excel Microsoft Powerpoint Systemverilog Upf Tcl Modelsim Circuit Analysis Computer Hardware Assembly Computer Hardware Installation Rtl Coding Logic Synthesis Cdc Lint Static Timing Analysis Low-power Design Application-specific Integrated Circuits (Asic) Computer Architecture System On A Chip (Soc) Finite State Machines Rtl-to-gdsii Flow Formal Verification
Texas Instruments Bengaluru	Digital Design Engineer	3.7yrs	Base: ₹28.5lakhs Stocks: - Bonus: ₹4.4lakhs CTC:₹32.9lakhs	Government College of Technology Kongu Polytechnic College	Area Optimization Voltus Microarchitecture Tcsh Universal Verification Methodology (Uvm) Test Planning (Show More) Assertion Based Verification Field-programmable Gate Arrays (Fpga) Simvision Tempus Cadence Virtuoso Physical Design Innovus Genus Conformal Jasper Gold Python Xcelium Vim Bash Digital Circuit Design Rtl Design Conformal Lec Computer Hardware Troubleshooting Verilog Hdl Perl Git Linux Centos Windows Computer Hardware C Microsoft Word Microsoft Excel Microsoft Powerpoint Systemverilog Upf Tcl Modelsim Circuit Analysis Computer Hardware Assembly Computer Hardware Installation Rtl Coding Logic Synthesis Cdc Lint Static Timing Analysis Low-power Design Application-specific Integrated Circuits (Asic) Computer Architecture System On A Chip (Soc) Finite State Machines Rtl-to-gdsii Flow Formal Verification

100% real time & verified!

Upgrade to view elite profiles

Okay, I'm in!Upgrade

Frequently asked questions

How much do Verilog employees make?

Employees who know Verilog earn an average of ₹42.5lakhs, mostly ranging from ₹24.4lakhs per year to ₹110.2lakhs per year based on 26 profiles. The top 10% of employees earn more than ₹71.7lakhs per year.

What is the average salary of Verilog?

Average salary of an employee who know Verilog is ₹42.5lakhs.

What is the highest salary offered who know Verilog?

Highest reported salary offered who know Verilog is ₹110.7lakhs. The top 10% of employees earn more than ₹71.7lakhs per year. The top 1% earn more than a whopping ₹110.2lakhs per year.

What are the most common skills required who know Verilog?

100% of employees have skills in systemverilog . 0% also know verilog . 0% also know c .

What are the highest paying jobs who know Verilog?

The top 5 highest paying jobs who know Verilog with reported salaries are:

staff engineer - ₹77.0lakhs per year
senior member of technical staff - ₹65.0lakhs per year
director - ₹48.0lakhs per year
digital design engineer - ₹33.0lakhs per year
verification engineer - ₹14.0lakhs per year

Which are the top locations?

Bangalore

What is the median salary offered who know Verilog?

The median salary approximately calculated from salary profiles measured so far is ₹34.9lakhs per year.

How is the age distributed among employees who know Verilog?

35% of employees lie between 21-26 yrs . 27% of the employees fall in the age group of 26-31 yrs .

What qualifications do employees have who know Verilog?

4% hold a PostGraduate degree.

Which schools do employees working who know Verilog went to?

19% of employees studied at Indian Institute of Technology . 12% studied at Government College of Technology .

Frequently asked questions

How much do Verilog employees make?

What is the average salary of Verilog?

Average salary of an employee who know Verilog is ₹42.5lakhs.

What is the highest salary offered who know Verilog?

What are the most common skills required who know Verilog?

100% of employees have skills in systemverilog . 0% also know verilog . 0% also know c .

What are the highest paying jobs who know Verilog?

The top 5 highest paying jobs who know Verilog with reported salaries are:

staff engineer - ₹77.0lakhs per year
senior member of technical staff - ₹65.0lakhs per year
director - ₹48.0lakhs per year
digital design engineer - ₹33.0lakhs per year
verification engineer - ₹14.0lakhs per year

Which are the top locations?

Bangalore

What is the median salary offered who know Verilog?

The median salary approximately calculated from salary profiles measured so far is ₹34.9lakhs per year.

How is the age distributed among employees who know Verilog?

35% of employees lie between 21-26 yrs . 27% of the employees fall in the age group of 26-31 yrs .

What qualifications do employees have who know Verilog?

4% hold a PostGraduate degree.

Which schools do employees working who know Verilog went to?

19% of employees studied at Indian Institute of Technology . 12% studied at Government College of Technology .

Salary Brackets

Percentage
10-20 lakhs	10-20 lakhs Percentage : 27
20-30 lakhs	20-30 lakhs Percentage : 12
30-40 lakhs	30-40 lakhs Percentage : 15
40-50 lakhs	40-50 lakhs Percentage : 19
> 50 lakhs	> 50 lakhs Percentage : 27

Age Brackets

Percentage
21-26 yrs	21-26 yrs Percentage : 35
26-31 yrs	26-31 yrs Percentage : 27
31-36 yrs	31-36 yrs Percentage : 8
36-41 yrs	36-41 yrs Percentage : 12
> 41 yrs	> 41 yrs Percentage : 12

Skills

Trending

systemverilog

100 %

verilog

0 %

rtl design

0 %

perl

0 %

modelsim

0 %

c++

0 %

Schools

Top

Indian Institute of Technology

19 %

Government College of Technology

12 %

Kongu Polytechnic College

12 %

Birla Institute of Technology

8 %

Birla Institute of Technology and Science

8 %

Govt. Boys Higher Secondary School

8 %

Maven silicon(earlier know as Accel IT Academy)

8 %

Verilog Salaries

Average salary is ₹42.5lakhs.

Similar Searches

How much do Verilog employees make?

What is the average salary of Verilog?

What is the highest salary offered who know Verilog?

What are the most common skills required who know Verilog?

What are the highest paying jobs who know Verilog?

Which are the top locations?

What is the median salary offered who know Verilog?

How is the age distributed among employees who know Verilog?

What qualifications do employees have who know Verilog?

Which schools do employees working who know Verilog went to?

How much do Verilog employees make?

What is the average salary of Verilog?

What is the highest salary offered who know Verilog?

What are the most common skills required who know Verilog?

What are the highest paying jobs who know Verilog?

Which are the top locations?

What is the median salary offered who know Verilog?

How is the age distributed among employees who know Verilog?

What qualifications do employees have who know Verilog?

Which schools do employees working who know Verilog went to?

Browse by Companies

Microsoft

Amazon

Google

Flipkart

Uber

Cisco Systems

NVIDIA

Oracle

Qualcomm

VMware

Browse by Skills

Java

JavaScript

Python

MySQL

Algorithms

AWS

Browse by Titles

Software Engineer

Business Analyst

Product Manager

Engineering Manager

Data Scientist

UX Designer

Browse by Locations