Company	Title	Experience	Annual Salary	School	Skills
Centre for Development of Telematics (C-DOT) Bengaluru	Digital Design Engineer (Scientist B)	1.9yrs	Base: ₹10.1lakhs Stocks: - Bonus: - CTC:₹10.1lakhs	Indian Institute of Technology Hyderabad (IIT-H) Institute of Engineering & Technology DAVV	System On A Chip (Soc) Modelsim Lattice Diamond Software Cadence Schematic Capture Analog Layout Keysight Ads (Show More) Oops Hyperlynx Power Hyperlynx Signal Integrity Cadence Pcb Designer C++ C Assertions Based Verification Systemverilog Cadence Allegro Verilog Cadence Virtuoso Xilinx Vivado Comsol Ltspice Asitic Clewin Constraints Rtl Design CDC Synchonizers Static Timing Analysis I2C SPI Uart FIFO CORDIC
Google Bengaluru	Design Verification Engineer	8.2yrs	Base: ₹27.2lakhs Stocks: ₹9.7lakhs (Today) (17.5%) ₹8.0L Bonus: - CTC:₹36.9lakhs (Today) (4.6%) ₹35.2L	Birla Institute of Technology	System On A Chip (Soc) Systemverilog Universal Verification Methodology (Uvm) Very-large-scale Integration (Vlsi) Engineering C (Show More) Microsoft Excel Oop Verilog Electronics C++ Linux Rtl Design
Texas Instruments Bengaluru	Software Engineer (SDE)	1.1yrs	Base: ₹12.2lakhs Stocks: - Bonus: ₹3.0lakhs CTC:₹15.2lakhs	National Institute of Technology	Python Data Structures Algorithms Git Mysql Object-oriented Programming (Oop) (Show More) Unix Object Oriented Design Rdbms Natural Language Processing (Nlp) Continuous Integration And Continuous Delivery (Ci/cd) C++ Terraform Scrum Deep Learning Code Review Multithreading Representational State Transfer (Rest) Web Application Development Nosql .Net Framework Typescript Elasticsearch Amazon Web Services (Aws) Apache Kafka Apache Spark Spring Boot C# Google Cloud Platform (Gcp) Distributed Systems Jenkins Restful Webservices Unit Testing Software Development Life Cycle (Sdlc) Agile Methodologies Microservices Scala Spring Framework Kubernetes Ruby On Rails Docker Products Postgresql Front-end Development Mongodb Perl Angularjs Database Management System (Dbms) Web Development Competitive Programming Django Javascript React.js Computer Networking Software Development Machine Learning Shell Scripting Automation Tcl-tk Html Systemverilog Microsoft Excel Research Node.js Java Databases Bash C Linux Sql Problem Solving Leaders
Intel Corporation Bengaluru	SoC Architect Male	8yrs		The University of Texas at Austin Delhi Technological University (Formerly DCE)	X86 System On A Chip (Soc) Interconnect Manageability System Architecture Ucie (Show More) Pcie Hardware Design Cache Coherency Operating Systems Python Machine Learning Axi Amba Ahb Apb Logic Synthesis Physical Design Dft Rtl Design Cdc Verilog Systemverilog Rdc Lint Arm Cortex-m Arm Architecture Functional Safety Iso 26262 Advanced Driver-assistance Systems (Adas) Requirements Traceability Microarchitecture Vlsi Cmos Vhdl Static Timing Analysis Embedded Systems C Robotics Matlab Image Processing Html 5 Css3 Javascript Html C++
Texas Instruments Bengaluru	Digital Design Engineer (26)	3.8yrs	Base: ₹28.5lakhs Stocks: - Bonus: ₹4.4lakhs CTC:₹32.9lakhs	Government College of Technology Kongu Polytechnic College	Area Optimization Voltus Microarchitecture Tcsh Universal Verification Methodology (Uvm) Test Planning (Show More) Assertion Based Verification Field-programmable Gate Arrays (Fpga) Simvision Tempus Cadence Virtuoso Physical Design Innovus Genus Conformal Jasper Gold Python Xcelium Vim Bash Digital Circuit Design Rtl Design Conformal Lec Computer Hardware Troubleshooting Verilog Hdl Perl Git Linux Centos Windows Computer Hardware C Microsoft Word Microsoft Excel Microsoft Powerpoint Systemverilog Upf Tcl Modelsim Circuit Analysis Computer Hardware Assembly Computer Hardware Installation Rtl Coding Logic Synthesis Cdc Lint Static Timing Analysis Low-power Design Application-specific Integrated Circuits (Asic) Computer Architecture System On A Chip (Soc) Finite State Machines Rtl-to-gdsii Flow Formal Verification
Mentor Graphics Bengaluru	Lead Engineer	18.6yrs		Indian Institute of Technology Devi Ahilya Vishwavidyalaya	TCL EDA Debugging FPGA RTL design VHDL (Show More) VLSI Verilog ASIC SystemVerilog Xilinx calibre MPC
Texas Instruments Bengaluru	Digital Design Engineer	3.7yrs	Base: ₹28.5lakhs Stocks: - Bonus: ₹4.4lakhs CTC:₹32.9lakhs	Government College of Technology Kongu Polytechnic College	Area Optimization Voltus Microarchitecture Tcsh Universal Verification Methodology (Uvm) Test Planning (Show More) Assertion Based Verification Field-programmable Gate Arrays (Fpga) Simvision Tempus Cadence Virtuoso Physical Design Innovus Genus Conformal Jasper Gold Python Xcelium Vim Bash Digital Circuit Design Rtl Design Conformal Lec Computer Hardware Troubleshooting Verilog Hdl Perl Git Linux Centos Windows Computer Hardware C Microsoft Word Microsoft Excel Microsoft Powerpoint Systemverilog Upf Tcl Modelsim Circuit Analysis Computer Hardware Assembly Computer Hardware Installation Rtl Coding Logic Synthesis Cdc Lint Static Timing Analysis Low-power Design Application-specific Integrated Circuits (Asic) Computer Architecture System On A Chip (Soc) Finite State Machines Rtl-to-gdsii Flow Formal Verification
Cerium Systems Bengaluru	Senior Engineer - RTL Design Male	6.1yrs	Base: ₹15.3lakhs Stocks: - Bonus: - CTC:₹15.3lakhs	Jalpaiguri Government Engineering College	Unix C Perl Verilog Rtl Design And Verifiaction C++ Microsoft Office (Show More) Microsoft Excel Microsoft Word Microsoft Powerpoint Tcl-tk System Verilog For Verification Static Timing Analysis Verilog Tk Systemverilog Genus Hal Python Artificial Intelligence (Ai) C
Maven Silicon Bengaluru	RTL Design - Verification Trainee Male	1.1yrs	Base: ₹11.8lakhs Stocks: - Bonus: ₹0.9lakhs CTC:₹12.7lakhs	Model Engineering College Govt. Boys Higher Secondary School	Verilog Systemverilog Uvm Assertions Verification Asic (Show More)
Samsung semiconductor India R&D Center Bengaluru	Staff Engineer	7.2yrs		Indian Institute Of Information Technology Maven silicon(earlier know as Accel IT Academy)	Algorithms Application Specific Integrated Circuits Asic C C++ Cadence Virtuoso (Show More) Digital Electronics Eda Electronics Field Programmable Gate Arrays Fpga Functional Verification Ic Integrated Circuit Design Linux Matlab Microcontrollers Microprocessors Microsoft Office Modelsim Perl Programming Psl Rtl Coding Rtl Design Semiconductors Shell Scripting Simulations Soc Sourcing Static Timing Analysis System Verilog Systemverilog Testing Verilog Very Large Scale Integration Vhdl Vlsi Xilinx

100% real time & verified!

Upgrade to view elite profiles

Okay, I'm in!Upgrade

Frequently asked questions

How much do Systemverilog Bengaluru employees make?

Employees who know Systemverilog in Bengaluru earn an average of ₹42.5lakhs, mostly ranging from ₹26.9lakhs per year to ₹106.2lakhs per year based on 16 profiles. The top 10% of employees earn more than ₹72.9lakhs per year.

What is the average salary of Systemverilog Bengaluru?

Average salary of an employee who know Systemverilog in Bengaluru is ₹42.5lakhs.

What is the median salary offered who know Systemverilog in Bengaluru?

The median salary approximately calculated from salary profiles measured so far is ₹34.9lakhs per year.

How is the age distributed among employees who know Systemverilog in Bengaluru?

31% of employees lie between 26-31 yrs . 25% of the employees fall in the age group of 21-26 yrs .

Frequently asked questions

How much do Systemverilog Bengaluru employees make?

What is the average salary of Systemverilog Bengaluru?

Average salary of an employee who know Systemverilog in Bengaluru is ₹42.5lakhs.

What is the median salary offered who know Systemverilog in Bengaluru?

The median salary approximately calculated from salary profiles measured so far is ₹34.9lakhs per year.

How is the age distributed among employees who know Systemverilog in Bengaluru?

31% of employees lie between 26-31 yrs . 25% of the employees fall in the age group of 21-26 yrs .

Salary Brackets

Percentage
10-20 lakhs	10-20 lakhs Percentage : 25
20-30 lakhs	20-30 lakhs Percentage : 13
30-40 lakhs	30-40 lakhs Percentage : 19
40-50 lakhs	40-50 lakhs Percentage : 13
> 50 lakhs	> 50 lakhs Percentage : 31

Age Brackets

Percentage
21-26 yrs	21-26 yrs Percentage : 25
26-31 yrs	26-31 yrs Percentage : 31
31-36 yrs	31-36 yrs Percentage : 13
> 41 yrs	> 41 yrs Percentage : 19

Skills

Trending

systemverilog

100 %

verilog

0 %

perl

0 %

rtl design

0 %

c++

0 %

linux

0 %

Schools

Top

Indian Institute of Technology

19 %

Government College of Technology

13 %

Kongu Polytechnic College

13 %

Birla Institute of Technology

6 %

Birla Institute of Technology and Science

6 %

Delhi Technological University (Formerly DCE)

6 %

Devi Ahilya Vishwavidyalaya

6 %

Systemverilog Bengaluru Salaries

Average salary is ₹42.5lakhs.

Similar Searches

How much do Systemverilog Bengaluru employees make?

What is the average salary of Systemverilog Bengaluru?

What is the median salary offered who know Systemverilog in Bengaluru?

How is the age distributed among employees who know Systemverilog in Bengaluru?

How much do Systemverilog Bengaluru employees make?

What is the average salary of Systemverilog Bengaluru?

What is the median salary offered who know Systemverilog in Bengaluru?

How is the age distributed among employees who know Systemverilog in Bengaluru?

Browse by Companies

Microsoft

Amazon

Google

Flipkart

Uber

Cisco Systems

NVIDIA

Oracle

Qualcomm

VMware

Browse by Titles

Software Engineer

Business Analyst

Product Manager

Engineering Manager

Data Scientist

UX Designer

Program Manager

Account Manager

Devops Engineer

Machine Learning Engineer

Browse by Skills

Java

JavaScript

Python

MySQL

Algorithms

AWS

Browse by Locations