Asic Design Engineer Salaries
28 verified profilesAverage salary is ₹35.0lakhs.
Employees as Asic Design Engineer earn an average of ₹35.0lakhs, mostly ranging from ₹18.5lakhs to ₹140.2lakhs based on 28 profiles.
100% real time & verified!
How much do Asic Design Engineer employees make?
Employees as Asic Design Engineer earn an average of ₹35.0lakhs, mostly ranging from ₹18.5lakhs per year to ₹140.2lakhs per year based on 28 profiles. The top 10% of employees earn more than ₹66.4lakhs per year.
What is the average salary of Asic Design Engineer?
Average salary of an employee as Asic Design Engineer is ₹35.0lakhs.
What is the highest salary offered as Asic Design Engineer?
Highest reported salary offered as Asic Design Engineer is ₹161.6lakhs. The top 10% of employees earn more than ₹66.4lakhs per year. The top 1% earn more than a whopping ₹140.2lakhs per year.
What are the most common skills required as Asic Design Engineer?
21% of employees have skills in verilog . 14% also know asic . 11% also know perl .
What are the highest paying jobs as Asic Design Engineer?
The top 5 highest paying jobs as Asic Design Engineer with reported salaries are:
hardware engineer - ₹57.0lakhs per year
asic digital design engineer - ₹26.0lakhs per year
asic design engineer - ₹24.0lakhs per year
senior asic design engineer - ₹19.0lakhs per year
Which are the top locations?
What is the median salary offered as Asic Design Engineer?
The median salary approximately calculated from salary profiles measured so far is ₹21.5lakhs per year.
How is the age distributed among employees as Asic Design Engineer?
32% of employees lie between 26-31 yrs . 14% of the employees fall in the age group of 21-26 yrs .
What qualifications do employees have as Asic Design Engineer?
29% hold a Graduate degree. 17% hold a PostGraduate degree.
Which schools do employees working as Asic Design Engineer went to?
11% of employees studied at Indian Institute of Technology (IIT) . 7% studied at Birla Institute of Technology and Science (BITS) .
How much do Asic Design Engineer employees make?
Employees as Asic Design Engineer earn an average of ₹35.0lakhs, mostly ranging from ₹18.5lakhs per year to ₹140.2lakhs per year based on 28 profiles. The top 10% of employees earn more than ₹66.4lakhs per year.
What is the average salary of Asic Design Engineer?
Average salary of an employee as Asic Design Engineer is ₹35.0lakhs.
What is the highest salary offered as Asic Design Engineer?
Highest reported salary offered as Asic Design Engineer is ₹161.6lakhs. The top 10% of employees earn more than ₹66.4lakhs per year. The top 1% earn more than a whopping ₹140.2lakhs per year.
What are the most common skills required as Asic Design Engineer?
21% of employees have skills in verilog . 14% also know asic . 11% also know perl .
What are the highest paying jobs as Asic Design Engineer?
The top 5 highest paying jobs as Asic Design Engineer with reported salaries are:
hardware engineer - ₹57.0lakhs per year
asic digital design engineer - ₹26.0lakhs per year
asic design engineer - ₹24.0lakhs per year
senior asic design engineer - ₹19.0lakhs per year
Which are the top locations?
What is the median salary offered as Asic Design Engineer?
The median salary approximately calculated from salary profiles measured so far is ₹21.5lakhs per year.
How is the age distributed among employees as Asic Design Engineer?
32% of employees lie between 26-31 yrs . 14% of the employees fall in the age group of 21-26 yrs .
What qualifications do employees have as Asic Design Engineer?
29% hold a Graduate degree. 17% hold a PostGraduate degree.
Which schools do employees working as Asic Design Engineer went to?
11% of employees studied at Indian Institute of Technology (IIT) . 7% studied at Birla Institute of Technology and Science (BITS) .
- 10-20 lakhs
- 20-30 lakhs
- 30-40 lakhs
- 40-50 lakhs
- > 50 lakhs
- 21-26 yrs
- 26-31 yrs
- 31-36 yrs
Browse by Titles

Software Engineer

Business Analyst

Product Manager

Engineering Manager

Data Scientist

UX Designer

Program Manager

Account Manager

Devops Engineer















