Company	Title(Level)	Annual Salary	Experience	School	Degree	Location	Skills
Opelsoft	Digital Design Verification Engineer	Base: $99k Stocks: - Bonus: - TC:$99k	2.9yrs	NA	Masters	Works in Austin, Texas, United States	Rtl Design Rtl Coding Rtl Rtl Development Verilog System Verilog (Show More) Systemverilog Vhdl Python Perl Tcl/tk Digital Design Verification Verification And Validation (V&v) Ip Development Ip Design Integration Debugging Hardware Design Vlsi Functional Verification Fpga Soc Asic C Architecture Cdc Automation Emulation Uvm Systemc, C/c++, Python Git
Guangzhou Hymson Laser Technology Co.,Ltd.	Field Application Engineer	Base: $78k Stocks: - Bonus: $3k TC:$81k	2.3yrs	NA	Masters in electrical engineering	Works in San Francisco	C++ Arduino Python User Interface Design Soldering Assembly Language (Show More) Verilog Hfss Auto Hotkey Ltspice Lua Systemverilog Universal Verification Methodology (Uvm) Field-programmable Gate Arrays (Fpga) Very-large-scale Integration (Vlsi)
Amazon Web Services (Aws)	Software Development Engineer (L4)	Base: $129k Stocks: $6k (Today) (13.3%) $7k Bonus: $49k TC:$184k (Today) (0.4%) $185k	0.1yrs	University of North Carolina at Chapel Hill Rensselaer Polytechnic Institute	Bachelors in computer science	Works in Bellevue, WA	Software Engineering C# C++ C Verilog Systemverilog (Show More) Fpga Python Scikit Learn Pandas Numpy Polars Java
Samsung	Senior Engineer Male	Base: $155k Stocks: - Bonus: $24k TC:$179k	5yrs	University of Illinois at Urbana-Champaign	Bachelors	Works in San Jose	Verilog Systemverilog
Synopsys	Senior R - D Engineer	Base: $143k Stocks: $4k Bonus: $18k TC:$165k	10.1yrs	Portland State University University of North Carolina at Chapel Hill	Masters in electrical engineering	Works in Hillsboro, Oregon, United States	Field-programmable Gate Arrays (Fpga) Systemverilog C C++ Vivado Tcl (Show More) Python Git Verilog
🚀 AI Agents that work 24/7 to land you higher paying jobs
Infineon Technologies	Design Verification Engineer	Base: $105k Stocks: $25k Bonus: $25k TC:$155k	1.5yrs	NA	NA	Works in Lexington, Kentucky, United States	Universal Verification Methodology (Uvm) Functional Verification Neural Networks Digital Logic Rtl Design Digital Circuit Design (Show More) Application-specific Integrated Circuits (Asic) Data Structures Very-large-scale Integration (Vlsi) Python Programming Communication Strategy Digital Electronics Systemverilog Matlab Verilog C++ New Business Development Digital Strategy
Cisco Systems	Hardware Engineer (6)	Base: $136k Stocks: $20k Bonus: $14k TC:$170k	6.4yrs	North Carolina State University Manipal Institute of Technology	NA	Works in Raleigh	Verification Python Uvm Systemverilog C++
Esencia Technologies	Lead Verification Engineer	Base: $155k Stocks: - Bonus: -	6yrs	Maharshi Dayanand University	Bachelor's in electronics instrumentation and control	Works in Santa Clara, CA	SystemVerilog Perl Verilog
Qualcomm	Staff CPU Verification Engineer	Base: $151k Stocks: - Bonus: -	0yrs	Anna University	Bachelor's in electronic engineering	Works in Austin, TX	SystemVerilog Gate Level Simulation
Qualcomm Datacenter Technologies	Staff RoC RTL Design Engineer	Base: $152k Stocks: - Bonus: -	0yrs	Karnatak University	Bachelor's in instrumentation engineering	Works in Raleigh, NC Lives in cary (27519)	SystemVerilog Functional Verification Technical Leadership

100% real time & verified!

Upgrade to view elite profiles

Okay, I'm in!Upgrade

Frequently asked questions

How much do SystemVerilog employees make?

Employees who know SystemVerilog earn an average of $148k, mostly ranging from $156k per year to $184k per year based on 20 profiles. The top 10% of employees earn more than $181k per year.

What is the average salary of SystemVerilog?

Average salary of an employee who know SystemVerilog is $148k.

What is the median salary offered who know SystemVerilog?

The median salary approximately calculated from salary profiles measured so far is $165k per year.

How is the age distributed among employees who know SystemVerilog?

45% of employees lie between 26-31 yrs . 20% of the employees fall in the age group of 21-26 yrs .

Frequently asked questions

How much do SystemVerilog employees make?

What is the average salary of SystemVerilog?

Average salary of an employee who know SystemVerilog is $148k.

What is the median salary offered who know SystemVerilog?

The median salary approximately calculated from salary profiles measured so far is $165k per year.

How is the age distributed among employees who know SystemVerilog?

45% of employees lie between 26-31 yrs . 20% of the employees fall in the age group of 21-26 yrs .

Salary Brackets

Percentage
< 100 k	< 100 k Percentage : 10
100-200 k	100-200 k Percentage : 25

Age Brackets

Percentage
21-26 yrs	21-26 yrs Percentage : 20
26-31 yrs	26-31 yrs Percentage : 45
31-36 yrs	31-36 yrs Percentage : 5

Skills

Trending

systemverilog

100 %

verilog

0 %

python

0 %

c++

0 %

functional verification

0 %

field programmable gate arrays (fpga)

0 %

SystemVerilog Salaries

Average Annual Total Compensation is $148k

Similar Searches

How much do SystemVerilog employees make?

What is the average salary of SystemVerilog?

What is the median salary offered who know SystemVerilog?

How is the age distributed among employees who know SystemVerilog?

How much do SystemVerilog employees make?

What is the average salary of SystemVerilog?

What is the median salary offered who know SystemVerilog?

How is the age distributed among employees who know SystemVerilog?

Browse by Companies

Microsoft

Amazon

Google

Apple

Intel

Uber

Facebook

Cisco Systems

NVIDIA

Oracle America

Browse by Titles

Software Engineer

Business Analyst

Product Manager

Engineering Manager

Program Manager

Data Scientist

Account Manager

UX Designer

DevOps Engineer

Machine Learning Engineer

Browse by Skills

AWS

Algorithms

Java

JavaScript

MySQL

Python

Browse by Locations