Verizon Mts Asic Layout Design Engineer Salaries
28 verified profilesAverage Annual Total Compensation is $121k
Employees at Verizon as Mts Asic Layout Design Engineer earn an average of $121k, mostly ranging from $107k to $205k based on 28 profiles.
👨💻 Male | $129k Male Average Salary : $ 129 k |
---|
Security Engineer
(MTS 4) Male | Base: $155k Stocks: $12k Bonus: $19k TC:$185k | 10yrs | NA | Bachelors | Works in Ellicott City, MD | ||
Frontend Engineer
(MTS 2) Male | Base: $69k Stocks: $5k Bonus: - TC:$73k | 3yrs | NA | Bachelors | Works in Irving, TX | ||
Networking Engineer
(MTS 3) Male | Base: $102k Stocks: $5k Bonus: $10k TC:$117k | 3yrs | NA | Bachelors | Works in Irving, TX | ||
Frontend Engineer
(MTS 3) Male | Base: $101k Stocks: $6k Bonus: $12k TC:$119k | 5yrs | NA | Bachelors | Works in Basking Ridge, NJ | ||
Testing Engineer (SDET)
(MTS 2) Male | Base: $127k Stocks: $24k Bonus: - TC:$151k | 4yrs | NA | Bachelors | Works in Basking Ridge, NJ | ||
Senior Software Engineer
(MTS IV) | Base: $109k Stocks: - Bonus: $12k TC:$121k | 4yrs | Master's in computer science and engineering | Works in Irving, TEXAS Lives in irving (75062) | |||
Base: $124k Stocks: $10k Bonus: $24k TC:$158k | 11yrs | Master's in computer science | Works in San Diego, CA Lives in san diego (92130) | ||||
Backend Engineer
(MTS 4) | Base: $163k Stocks: $49k Bonus: - TC:$212k | 15yrs | NA | NA | Works in San Francisco, CA | ||
Networking Engineer
(MTS 3) | Base: $103k Stocks: $5k Bonus: $10k TC:$118k | 3yrs | NA | NA | Works in Dallas, TX | ||
DevOps Engineer
(MTS 4) | Base: $112k Stocks: $6k Bonus: $15k TC:$132k | 10yrs | NA | NA | Works in Tampa, FL |
100% real time & verified!
Level
Experience
Avg
25th
50th
75th
90th
95th
Level
Level
Level
Level
Level
Verizon Mts Asic Layout Design Engineer salary levels ranges from MTS 3 (Project Manager) upto MTS 4 (Software Engineer), with MTS 4 (Software Engineer) level earning average salary of $164k along with $15k worth of stock options.
How much do Verizon Mts Asic Layout Design Engineer employees make?
Employees at Verizon as Mts Asic Layout Design Engineer earn an average of $121k, mostly ranging from $107k per year to $205k per year based on 28 profiles. The top 10% of employees earn more than $158k per year.
What is the average salary of Verizon Mts Asic Layout Design Engineer?
Average salary of an employee at Verizon as Mts Asic Layout Design Engineer is $121k.
What is the highest salary offered at Verizon as Mts Asic Layout Design Engineer?
Highest reported salary offered at Verizon as Mts Asic Layout Design Engineer is $212k. The top 10% of employees earn more than $158k per year. The top 1% earn more than a whopping $205k per year.
What are the most common skills required at Verizon as Mts Asic Layout Design Engineer?
What are the highest paying jobs at Verizon as Mts Asic Layout Design Engineer?
The top 5 highest paying jobs at Verizon as Mts Asic Layout Design Engineer with reported salaries are:
software engineer - $134k per year
What are the new grad salaries at Verizon as Mts Asic Layout Design Engineer?
software engineer - $100k per year
What is the median salary offered at Verizon as Mts Asic Layout Design Engineer?
The median salary approximately calculated from salary profiles measured so far is $117k per year.
How is the age distributed among employees at Verizon as Mts Asic Layout Design Engineer?
4% of employees lie between 26-31 yrs . 4% of the employees fall in the age group of 31-36 yrs .
What qualifications do employees have at Verizon as Mts Asic Layout Design Engineer?
7% hold a PostGraduate degree.
Which schools do employees working at Verizon as Mts Asic Layout Design Engineer went to?
4% of employees studied at San Diego State University . 4% studied at State University of New York At Buffalo .
How much do Verizon Mts Asic Layout Design Engineer employees make?
Employees at Verizon as Mts Asic Layout Design Engineer earn an average of $121k, mostly ranging from $107k per year to $205k per year based on 28 profiles. The top 10% of employees earn more than $158k per year.
What is the average salary of Verizon Mts Asic Layout Design Engineer?
Average salary of an employee at Verizon as Mts Asic Layout Design Engineer is $121k.
What is the highest salary offered at Verizon as Mts Asic Layout Design Engineer?
Highest reported salary offered at Verizon as Mts Asic Layout Design Engineer is $212k. The top 10% of employees earn more than $158k per year. The top 1% earn more than a whopping $205k per year.
What are the most common skills required at Verizon as Mts Asic Layout Design Engineer?
What are the highest paying jobs at Verizon as Mts Asic Layout Design Engineer?
The top 5 highest paying jobs at Verizon as Mts Asic Layout Design Engineer with reported salaries are:
software engineer - $134k per year
What are the new grad salaries at Verizon as Mts Asic Layout Design Engineer?
software engineer - $100k per year
What is the median salary offered at Verizon as Mts Asic Layout Design Engineer?
The median salary approximately calculated from salary profiles measured so far is $117k per year.
How is the age distributed among employees at Verizon as Mts Asic Layout Design Engineer?
4% of employees lie between 26-31 yrs . 4% of the employees fall in the age group of 31-36 yrs .
What qualifications do employees have at Verizon as Mts Asic Layout Design Engineer?
7% hold a PostGraduate degree.
Which schools do employees working at Verizon as Mts Asic Layout Design Engineer went to?
4% of employees studied at San Diego State University . 4% studied at State University of New York At Buffalo .
< 100 k | < 100 k Percentage : 29 |
---|---|
100-200 k | 100-200 k Percentage : 68 |
200-300 k | 200-300 k Percentage : 4 |
26-31 yrs | 26-31 yrs Percentage : 4 |
---|---|
31-36 yrs | 31-36 yrs Percentage : 4 |